9200

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Applicant	: Alex Kalnitsky, et al	Docket No	: 93-C-32
Serial No	: 08/163,043	Group	: 1109
Filed	: December 6, 1993	Examiner	: T. Dang
For	: Enhanced Planarization Technique for an Integrated Circuit		

TRANSMITTAL LETTER

Hon. Commissioner of Patents and Trademarks
Washington, D.C.

Dear Sir:

Enclosed herewith is a Supplemental Declaration for filing in the above-identified application.

Please charge any fees necessary to deposit account No. 19-1353. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

Lisa K. Jorgenson

Lisa K. Jorgenson
Reg. No. 34,845
Attorney for Applicant

SGS-Thomson Microelectronics, Inc.
1310 Electronics Drive/MS 2346
Carrollton, TX 75006
214-466-7414

CERTIFICATE OF MAILING
37 CFR 1.8(a)

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Box Issue Fee, Commissioner of Patents and Trademarks, Washington, D.C. 20231 on the date below:

December 7, 1995
Date

Angie Rodriguez
Signature